SoC design methodologies are under constant revision due to adoption of fast shrinking process technologies at nanometer levels. Nanometer process geometries exhibit new complex design challenges in silicon which were not seen in higher geometries.
The most challenging aspect is that all the factors such as performance, power, area and signal integrity have become equally important and also are inter-dependant and the designer has to take informed decision at each point of his design flow on the trade off. This necessitates a design flow and methodology that will enable the designer to take these decisions in an appropriate manner across the abstraction levels.
This tutorial highlights nanometer chip design challenges and recommends a tool independent design flow which meets the current trends.
The tutorial starts with discussion of issues which are relevant for nanometer process technologies across the design flow for implementation and verification. Then in respect to these issues, proposed is a high level design methodology flow which includes power optimization along with the traditional timing and area cost functions. Design techniques and practical aspects to reduce power consumption are discussed.
Next are covered ASIC synthesis concepts along with integrated Design for Testability flow. The focus here will be on different approaches to address the convergence challenges during synthesis along with some of the key design optimizations and transformations which would directly impact Quality of Results (QoR) post P&R.
Following this is a discussion on the verification methodology. After covering early debug methods/approaches like assertions, new verification languages and structural tools for linting and code coverage, latest trends in functional verification from the methodology and technology perspective are covered. Also new verification methodology that identifies and provides definition of metrics for functional coverage is reviewed.
The next session will focus on the physical design methodologies and flows to address the challenges in Power, Manufacturability and process variations. The topics that will be discussed here include statistical timing analysis, Lithography simulation based routing, yield characterization of libraries, Manufacturability aware DFT flow. It also includes the techniques for low power design such as retention flop synthesis, MTCMOS, VTCMOS technologies.
Presenter Biography
Ricky Bedi is the Director of Application Engineering group at Magma Design Automation India Pvt. Ltd, where he is responsible for Pre/Post Sales support of Magma Products. Prior to Magma, he has worked at Cadence where he was responsible for supporting pre-sales and post sales activities on Logic synthesis, Global Physical synthesis, and Timing analysis tools in Encounter product family. He is also a co-founder and Vice-President of Business Development for Vitalect Inc. an e-learning company and ASIC/EDA consulting service provider. Ricky Bedi has over 17 years experience in the EDA and semiconductor industry. He started his career at Viewlogic, where he worked in a broad range of areas including software and methodology development, ASIC design kits, training and consulting. He was instrumental in the design and development of a tool independent library database that enables programmatic generation of ASIC libraries. He has worked with several design groups assisting in simulation, static timing analysis and developing effective tool flows. Prior to founding Vitalect Inc. he was a Staff Engineer at Level One Communications Inc, which was acquired by Intel. At Level One, he established comprehensive logic synthesis guidelines for HDL coding, design constraints and compile strategies. Further he successfully integrated the synthesis methodology with datapath, static timing, and clock tree synthesis tools. He received an outstanding achievement award for his contribution to Design Methodology at Level One. He is also the author of "Unified ASIC Library Development Suite" SIG-VHDL IFIP WG 10.5/ECSI TEMIC/MATRA MHS, April 1995, pp 126, Formal Verification: Concepts, Methodology and Challenges, DesignCon 99, and Co-author of a book on Design Methodology title, "It's the methodology, Stupid!" Raghavendra Kumar is working as Senior Application Engineer at Magma since the last 2 years where he is responsible for pre-sale and post -sale support of the Magma products. He was responsible for the deployment of Blast Create product in India. Prior to this, he has worked for Texas Instruments India for a period of three years as a Senior Design Engineer where he was responsible for the development and execution of physical design for broadband products. He was also responsible for developing the methodology for analog-digital integration and methodologies for die-size reduction. He graduated from REC, Warangal in Electronics and Communication engineering in the year of 2000.
Ramadas Rajagopal is Senior Applications Engineer at Magma
Design Automation India Pvt Ltd, responsible for pre/post sales support of Magma Products. Prior to Magma, Ramadas was working at Wipro Technologies as senior design engineer responsible for Design, Verification, DFT and Synthesis of various cutting edge technology designs. Ramadas has over 5 years experience in semiconductor industry. He has been instrumental in BC, magma synthesis product line penetration in the India Market, and providing strategic direction to Magma's DFT product line.
Guruprasad N is Senior Applications Engineer at Magma Design Automation India Pvt Ltd, responsible for pre/post sales support of Magma Products. Before coming to Magma, he worked at Texas Instruments India as Senior Design Engineer primarily responsible for the physical design of multi million gate designs. He has around 5 years of experience in the semiconductor industry.
Professor K Subbarangaiah, Ph.D, is a Cofounder and Director of VEDA IIT. He has three decades of experience including seven years at QualCore Logic Ltd as Director, where he headed Physical Design Group and remaining period at Sri Krishnadevaraya University, where he worked as a Professor in departments of Physics and Electronics. He authored about fifty research papers, guided 3 Ph.Ds and several M. Phils. In the VLSI industry, he is involved in the tape-out of more than twenty five chips of different complexities. Currently, he is associated with VEDA IIT being on leave from Sri Krishnadevaraya University, Anantapur, India Taher Abbasi manages a Product Engineering Team in Bangalore for the digital synthesis product line at Cadence. Before the acquisition as part of Get2Chip, Abbasi was Director of Asia Operations in Get2Chip. Abbasi is the coauthor of the books "Logic Synthesis Using Synopsys" edition 1,2 (Kluwer publication) and "It's the Methodology, Stupid!" (ByteK publication) and has written and presented many articles in technical publications and industry conferences worldwide. Also he was involved in teaching classroom and online courses at U.C. Santa Cruz Extension, U.C. Irvine Extension and California State University,Northridge for few years. 
